Automatic Recovery in a Real-Time, Distributed Multiple Microprocessor Computer System

Defense Technical Information Center · 1980 · 6 pictures

This is a 1980 Naval Postgraduate School thesis by Richard Lewis Anderson, prepared for military research on fault recovery in real-time distributed multiprocessor computers. The four diagrams show single-board computer stacks with 8086 CPUs and ROM and RAM blocks, plus boot and kernel flowcharts with arrows and dashed data-use lines, giving a designer clean schematic box-and-arrow structures to adapt for technical layouts.

Anderson,Richard Lewis · Naval postgraduate school monterey ca · Recovery · Microprocessors · Computer architecture · Multiprocessors · Fault tolerant computing · Computer programs · Computer communications · Real time · Theses · Nodes · Memory devices · Dynamic programming · Automatic · Network flows · Addressing

Internet Archive · Defense Technical Information Center · Public domain (US government work) · More from this library